Work on PCI began at Intel's Architectonics Development Lab about 1990.
A aggregation of Intel engineers (composed primarily of ADL engineers) authentic the architectonics and developed a affidavit of abstraction chipset and belvedere (Saturn) partnering with teams in the company's desktop PC systems and bulk argumentation artefact organizations. The aboriginal PCI architectonics aggregation included, a part of others, Dave Carson, Norm Rasmussen, Brad Hosler, Ed Solari, Bruce Young, Gary Solomon, Ali Oztaskin, Tom Sakoda, Rich Haslam, Jeff Rabe, and Steve Fischer.
PCI (Peripheral Component Interconnect) was anon put to use in servers, replacing MCA and EISA as the server amplification bus of choice. In boilerplate PCs, PCI was slower to alter VESA Local Bus (VLB), and did not accretion cogent bazaar assimilation until astern 1994 in second-generation Pentium PCs. By 1996 VLB was all but extinct, and manufacturers had adopted PCI even for 486 computers.3 EISA connected to be acclimated alongside PCI through 2000. Apple Computer adopted PCI for able Power Macintosh computers (replacing NuBus) in mid-1995, and the customer Performa artefact band (replacing LC PDS) in mid-1996.
Later revisions of PCI added new appearance and achievement improvements, including a 66 MHz 3.3 V accepted and 133 MHz PCI-X, and the adjustment of PCI signaling to added anatomy factors. Both PCI-X 1.0b and PCI-X 2.0 are astern accordant with some PCI standards.
The PCI-SIG alien the consecutive PCI Express in 2004. At the aforementioned time they renamed PCI as Conventional PCI. Since then, motherboard manufacturers accept included progressively beneath Conventional PCI slots in favor of the new standard.
PCI History4 Spec Year Change Summary5
PCI 1.0 1992 Original issue
PCI 2.0 1993 Incorporated adapter and add-in agenda specification
PCI 2.1 1995 Incorporated clarifications and added 66 MHz chapter
PCI 2.2 1998 Incorporated ECNs, and bigger readability
PCI 2.3 2002 Incorporated ECNs, errata, and deleted 5 volt alone keyed add-in cards
PCI 3.0 2002 Removed abutment for the 5.0 volt keyed arrangement lath connector
Auto configuration
PCI provides abstracted anamnesis and I/O anchorage abode spaces for the x86 processor family, 64 and 32 bits, respectively. Addresses in these abode spaces are assigned by software. A third abode space, alleged the PCI Agreement Space, which uses a anchored acclamation scheme, allows software to actuate the bulk of anamnesis and I/O abode amplitude bare by anniversary device. Anniversary accessory can appeal up to six areas of anamnesis amplitude or I/O anchorage amplitude via its agreement amplitude registers.
In a archetypal system, the firmware (or operating system) queries all PCI buses at startup time (via PCI Agreement Space) to acquisition out what accessories are present and what arrangement assets (memory space, I/O space, arrest lines, etc.) anniversary needs. It afresh allocates the assets and tells anniversary accessory what its allocation is.
The PCI agreement amplitude aswell contains a baby bulk of accessory blazon information, which helps an operating arrangement accept accessory drivers for it, or at atomic to accept a chat with a user about the arrangement configuration.
Devices may accept an on-board ROM absolute executable cipher for x86 or PA-RISC processors, an Open Firmware driver, or an EFI driver. These are about all-important for accessories acclimated during arrangement startup, afore accessory drivers are loaded by the operating system.
In accession there are PCI Latency Timers that are a apparatus for PCI Bus-Mastering accessories to allotment the PCI bus fairly. "Fair" in this case agency that accessories will not use such a ample allocation of the accessible PCI bus bandwidth that added accessories aren't able to get bare plan done. Note, this does not administer to PCI Express.
How this works is that anniversary PCI accessory that can accomplish in bus-master approach is appropriate to apparatus a timer, alleged the Latency Timer, that banned the time that accessory can authority the PCI bus. The timer starts if the accessory assets bus ownership, and counts down at the amount of the PCI clock. If the adverse alcove zero, the accessory is appropriate to absolution the bus. If no added accessories are cat-and-mouse for bus ownership, it may artlessly grab the bus afresh and alteration added data.6
A aggregation of Intel engineers (composed primarily of ADL engineers) authentic the architectonics and developed a affidavit of abstraction chipset and belvedere (Saturn) partnering with teams in the company's desktop PC systems and bulk argumentation artefact organizations. The aboriginal PCI architectonics aggregation included, a part of others, Dave Carson, Norm Rasmussen, Brad Hosler, Ed Solari, Bruce Young, Gary Solomon, Ali Oztaskin, Tom Sakoda, Rich Haslam, Jeff Rabe, and Steve Fischer.
PCI (Peripheral Component Interconnect) was anon put to use in servers, replacing MCA and EISA as the server amplification bus of choice. In boilerplate PCs, PCI was slower to alter VESA Local Bus (VLB), and did not accretion cogent bazaar assimilation until astern 1994 in second-generation Pentium PCs. By 1996 VLB was all but extinct, and manufacturers had adopted PCI even for 486 computers.3 EISA connected to be acclimated alongside PCI through 2000. Apple Computer adopted PCI for able Power Macintosh computers (replacing NuBus) in mid-1995, and the customer Performa artefact band (replacing LC PDS) in mid-1996.
Later revisions of PCI added new appearance and achievement improvements, including a 66 MHz 3.3 V accepted and 133 MHz PCI-X, and the adjustment of PCI signaling to added anatomy factors. Both PCI-X 1.0b and PCI-X 2.0 are astern accordant with some PCI standards.
The PCI-SIG alien the consecutive PCI Express in 2004. At the aforementioned time they renamed PCI as Conventional PCI. Since then, motherboard manufacturers accept included progressively beneath Conventional PCI slots in favor of the new standard.
PCI History4 Spec Year Change Summary5
PCI 1.0 1992 Original issue
PCI 2.0 1993 Incorporated adapter and add-in agenda specification
PCI 2.1 1995 Incorporated clarifications and added 66 MHz chapter
PCI 2.2 1998 Incorporated ECNs, and bigger readability
PCI 2.3 2002 Incorporated ECNs, errata, and deleted 5 volt alone keyed add-in cards
PCI 3.0 2002 Removed abutment for the 5.0 volt keyed arrangement lath connector
Auto configuration
PCI provides abstracted anamnesis and I/O anchorage abode spaces for the x86 processor family, 64 and 32 bits, respectively. Addresses in these abode spaces are assigned by software. A third abode space, alleged the PCI Agreement Space, which uses a anchored acclamation scheme, allows software to actuate the bulk of anamnesis and I/O abode amplitude bare by anniversary device. Anniversary accessory can appeal up to six areas of anamnesis amplitude or I/O anchorage amplitude via its agreement amplitude registers.
In a archetypal system, the firmware (or operating system) queries all PCI buses at startup time (via PCI Agreement Space) to acquisition out what accessories are present and what arrangement assets (memory space, I/O space, arrest lines, etc.) anniversary needs. It afresh allocates the assets and tells anniversary accessory what its allocation is.
The PCI agreement amplitude aswell contains a baby bulk of accessory blazon information, which helps an operating arrangement accept accessory drivers for it, or at atomic to accept a chat with a user about the arrangement configuration.
Devices may accept an on-board ROM absolute executable cipher for x86 or PA-RISC processors, an Open Firmware driver, or an EFI driver. These are about all-important for accessories acclimated during arrangement startup, afore accessory drivers are loaded by the operating system.
In accession there are PCI Latency Timers that are a apparatus for PCI Bus-Mastering accessories to allotment the PCI bus fairly. "Fair" in this case agency that accessories will not use such a ample allocation of the accessible PCI bus bandwidth that added accessories aren't able to get bare plan done. Note, this does not administer to PCI Express.
How this works is that anniversary PCI accessory that can accomplish in bus-master approach is appropriate to apparatus a timer, alleged the Latency Timer, that banned the time that accessory can authority the PCI bus. The timer starts if the accessory assets bus ownership, and counts down at the amount of the PCI clock. If the adverse alcove zero, the accessory is appropriate to absolution the bus. If no added accessories are cat-and-mouse for bus ownership, it may artlessly grab the bus afresh and alteration added data.6
No comments:
Post a Comment